Influence of Tunable Work Function on SOI-based DMG Multi-channel Junctionless Thin Film Transistor by Kumar, S. Ashok & Pravin, J. Charles
JOURNAL OF NANO- AND ELECTRONIC PHYSICS ЖУРНАЛ НАНО- ТА ЕЛЕКТРОННОЇ ФІЗИКИ 
Vol. 13 No 1, 01005(4pp) (2021) Том 13 № 1, 01005(4cc) (2021) 
 
2077-6772/2021/13(1)01005(4) 01005-1  2021 Sumy State University 
Influence of Tunable Work Function on SOI-based DMG Multi-channel Junctionless  
Thin Film Transistor 
 
S. Ashok Kumar, J. Charles Pravin* 
 
Department of Electronics and Communication Engineering, Kalasalingam Academy of Research and Education, 
Krishnankoil, TamilNadu, India 
 
(Received 02 December 2020; revised manuscript received 14 February 2021; published online 25 February 2021) 
 
This paper focuses on the effects occurring due to the inclusion of multi-channel titanium nitride (TiN) 
material in a dual metal gate (DMG) junctionless (JL) thin film transistor. Two nanosheets have been im-
plemented in a JL tri-gate transistor, which is separated by the gate oxide layer and surrounded by the 
gate layer. The thickness of TiN material placed in between the gate oxide and gate layer helps in tuning 
the work function of the gate. The comparison has been done between single channel with single metal 
gate, double channel with single metal gate, double channel with DMG and double channel with DMG and 
TiN. Strains have been created in the devices by implementing TiN and DMG. An improvement of 31 % in 
the output current has been obtained using DMG double channel device when compared with single gate 
single channel device. The comparison has been carried out in Sentaurus technology computer aided de-
sign (TCAD). The drift diffusion model, the mobility model, which includes the effects of doping concentra-
tion and electric field, the bandgap narrowing model and the Shockley-Read-Hall recombination model 
have been used to calculate outputs. The proposed structure acquires higher transconductance values than 
normal tri-gate devices. It has been verified that when varying the TiN thickness, the potential has been 
tuned. Due to the tuning of the work function, the performance of the device has been improved. 
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1. INTRODUCTION 
 
In recent years, researchers have focused on utiliz-
ing the benefits of a junctionless (JL) thin film transis-
tor device due to its ease in fabrication and lower 
thermal budget issues than regular devices. The first 
JL nanowire transistor was made in 2010 [1]. The JL 
concept was later implemented in several devices, such 
as gate-all-around, FinFET, tunnel FET, thin film 
transistor, double gate and tri-gate devices. These de-
vices have strong immunity against subthreshold oper-
ations like subthreshold slope (SS) and leakage current 
when scaled down to nanolevels [2, 3]. High-performance 
thin film transistor devices are favorable for Active-
Matrix Organic Light-Emitting Diode (AMOLED) and 
Active-Matrix Liquid-Crystal Display (AMLCD). 
There is an increase in the drain current and trans-
conductance of a JL transistor due to its dual metal 
gate (DMG) formation [4, 5]. The gate region is formed 
with two metals having different work functions. The 
difference in work functions of metals causes the poten-
tial step to change near the junction, as a result of 
which the carrier velocity, carrier transport efficiency 
and drain current are increased [6]. In the DMG struc-
ture, the peak electric field at the drain end is reduced. 
This causes a reduction in hot carrier effect at the 
drain side, which creates a rise in the average electric 
field under the gate. There is a reduction in the ability 
of localized charges to increase drain resistance, due to 
which their lifetime is increased [7, 8]. In [9], by build-
ing DMGs in cylindrical nanowires and analyzing with 
various gate oxides, the superiority of HfO2 dielectric 
over other oxide layers has been established. The effi-
ciency of DMG relies on its work function. And hence 
instead of replacing alternative metals with increased 
work functions, titanium nitride (TiN) material is in-
corporated in between the gate and dielectric to tune 
the work function. The work function of TiN metal gate 
can be tuned by varying the thickness of the TiN layer. 
The cost of fabrication for each metal gate can be re-
duced. [10, 11] discuss the tuning of the work function 
using TiN and titanium silicon nitride (TiSiN) for Fin-
FET and FDSOI transistors. The work function in-
creases with increasing nitrogen content. 
Other than the DMG and TiN functionality, one of 
the best options to increase the current flow is through 
vertical stacking of channels. The vertical stacking 
could be attained without having to increase the area 
in the lateral direction or degrading the performance of 
the already existing device [12]. Multi-channel 
MOSFET is a strong contender for devices having ver-
tically stacked channels. The concept of stacking of 
multiple channels in a planar MOSFET has been con-
veyed in [13, 14], and in [15] for thin film transistors 
and JL thin film transistors. The number of channels 
being split from a single channel could determine the 
high current drivability of the device. In this work, a 
silicon on insulator (SOI) based nanosheet has been 
formed, where a multi-channel is replaced for a single 
channel. HfO2/TiN/dual metal tri-gate structure is 
formed around the channels, instead of using a single 
metal tri-gate. This work could mainly be explained in 
terms of its gate engineering technique, i.e. TiN layer 
placed in between the gate and dielectric layers. The 
device parameters and tuned potential are evaluated 
by varying the thickness of TiN. 
 




2. DEVICE STRUCTURE 
 
A JL thin film transistor has been formed and simu-
lated in the TCAD simulation tool, as shown in Fig. 1, 
by using the parameters that have been taken from [1]. 
Since the device was formed on SOI, the channel was 
surrounded by tri-gate. The channel thickness and width 
are respectively 10 nm and 20 nm, and the gate length is 
1 m. A doping concentration of 21017 is applied uniform-
ly throughout the source, drain, and channel. SiO2 was 
chosen as a material for both gate oxide and buried oxide 
layers. The device was simulated by keeping VGS at 1.3 V 
and VDS at 1.5 V. Fig. 2 shows that simulated results 
match with the experimental ones [1]. Fig. 3 shows the 
structure of the vertically stacked double channel and 
DMG in a JL thin film transistor, which are separated 
and surrounded by HfO2. Similar dimensions and doping 
concentrations utilized for a single-channel were used 
here, other than inter-oxide layer thickness. Single metal 
gate was replaced by DMG, and the work functions for 
metal 1 and metal 2 were 4.8 eV (gold) and 4.33 eV (tita-
nium), respectively, considering the values from [16]. The 
length for both metals was 500 nm [17]. The incorporation 
of TiN material in between the gate and HfO2 layer [11] is 
also represented in Fig. 3. The addition of TiN material, 
MBC structure, and DMG to a thin film transistor was 




Fig. 1 – Tri-gate nanosheet on SOI 
 
The physical models used for simulation of the 
structure in Fig. 1 for calibration purposes are the drift 
diffusion model, mobility model which includes the ef-
fects of doping concentration and electric field, bandgap 
narrowing model and Shockley-Read-Hall recombina-
tion model. Additionally, the following model was used 
for other structures: the high field saturation model for 
calculating velocity saturation. The carrier-carrier 
scattering model was also applied in the simulation. 
The CVT mobility model was used because it considers 
parallel and perpendicular field dependent mobility. 
The hot carrier injection model was involved to calcu-
late hot carrier injection [18, 19]. 
 
 
Fig. 2 – Simulation result matches the experimental data [1] 
3. RESULTS AND DISCUSSION 
 
3.1 Electric Potential 
 
Fig. 4 shows the variation of the electric potential 
between single channel with single metal gate, double 
channel with single metal gate, and double channel 
with DMG. The potential under metal 1 will be lower 
compared to 2, since metal 1 has a higher work func-




Fig. 3 – DMG, multi-channel and TiN implementation in dual 









Fig. 5 – Electric potential variation in double channel with 
DMG with TiN 
 
Both are connected laterally, so electrons can easily 
pass from the source to the channel side. The sudden 
difference in work functions near the junction of two 
metals creates a step potential in that region, and the 
average carrier velocity increases due to that function-
ality. This explains the continuity of potential at the 
interface region. In [11], a study was performed on TiN 
 




with a mid-gap work function that can be tuned by the 
varying thickness of TiN metal in the device. [11] ex-
perimentally proved a work function modulation of 
100 meV, which could further achieve about 250 meV 
by varying the thickness from 2.5 nm to 20 nm, after 
which it will be saturated. After incorporating TiN in 
the double channel with DMG device, as structured in 
Fig. 3, the electric potential has been analyzed by vary-
ing the thickness of TiN from 2.5 nm to 20 nm, whose 
results have been plotted in Fig. 5. The relationship 
between the work function and potential is WF  
– qФ – EF. So, with increasing TiN thickness, the work 
function increases, and the potential decreases. The 
thickness of TiN increases from 2.5 nm to 20 nm. The 
potential also decreases, which proves the tuning of the 
work function in meV. The potential has been tuned 
around 12 mV, when the TiN thickness varied from 
2.5 nm to 20 nm. The work function engineering has 




Fig. 6 – Transfer characteristics of double channel single 
metal gate and single channel single metal gate with different 
inter-oxide thickness 
 
3.2 Drain Current 
 
As given in Fig. 3, a double channel structure is 
formed with the inter-oxide layer and analyzed with a 
single channel structure. The transfer characteristics 




Fig. 7 – Comparison of the transfer characteristics of double 
channel with single metal gate, double channel with DMG and 
double channel with DMG and TiN 
 
VDS is kept as a constant voltage of 1.5, and VGS is 
varied from 0 to 1.3 V. The graph is plotted for inter-
oxide values of 10 nm and 40 nm with gate oxide layers 
of both SiO2 and HfO2. A maximum inter-oxide thick-
ness of 40 nm was considered for evaluation since the 
drain current reduces beyond that scale. As suggested 
in [9], HfO2 has a better performance than SiO2. With 
an increase in the thickness of the inter-oxide layer, 




Fig. 8 – Comparison of the output characteristics of double 
channel with single metal gate, double channel with DMG and 




Fig. 9 – Variation of transconductance with different devices 
 
Fig. 6 deals with the single metal gate with double 
channel, whereas Fig. 7 and Fig. 8 explain the double 
channel with single metal gate, double channel with 
DMG, and double channel with DMG and TiN. Trans-
fer characteristics are plotted by taking VDS at 1.5 V 
and varying VGS from 0 to 1.3 V. The output character-
istics are drawn by keeping VGS at 1.3 V and varying 
VDS from 0 to 1.5 V. Here the inter-oxide thickness is 
taken as 40 nm for all the devices, and TiN thickness is 
taken as 2 nm in the double channel with DMG and 
TiN. Both graphs show that DMG increases the veloci-
ty of carriers and eventually increases the drain cur-
rent. When TiN is included in the device, the current 
furthermore increases because of tunable work func-
tion. Fig. 9 shows the comparison of transconductance 
for various devices. Even though the MBC structure 
increases the current compared to single channel, in-
clusion of DMG and TiN increases the transconduct-
ance than double channel single metal gate JL thin 
film transistor. Ion/Ioff was calculated for all the devices. 
 




The single channel device given in [1] has an Ion/Ioff 
ratio of larger than 106, whereas the double channel 
with DMG has an Ion/Ioff ratio of around ~ 108. The 
double channel with DMG and TiN achieves an Ion/Ioff 
ratio of ~ 106. Fig. 10 shows the comparative analysis of 
different structures used in this work. Fig. 10 also 
shows the proposed structure having about 9.4 times 




Fig. 10 – Drain current comparison of single metal gate with 
single channel, double channel with single metal gate, double 




A JL thin film transistor device was formed by inte-
grating TiN over the DMG, MBC structure with double 
channels. The device performance was later compared 
with single metal gate and DMG structures with JL 
double channel. Based on the MBC structure, DMG 
phenomena and tunable TiN work function, the per-
formance increased in the device. The effects of inter-
oxide thickness and electric potential were analyzed. 
Around 12 mV potential modulation was achieved by 
varying TiN thickness. The accurate nature of the out-
comes proves the device potential to build AMOLED 
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